ABSTRACT In this paper, a new digitally driven two input continuous mode Doherty power amplifier (DPA) architecture is proposed along with an analytical-based generic output combiner network design methodology. The load combiner provides the designer a choice to meet the optimum performance for any arbitrary back-off as well as for saturation. The PA's performance is further optimized with digital input splitting. To verify the proposed theory, a 20-W symmetrical continuous mode DPA is designed using 10-W GaN HEMTs. The proposed amplifier shows a drain efficiency between 56.0% and 75.4% at 41.4-44.6 dBm saturation power and between 45% and 56.5% at 35.7-38.5 dBm output power corresponding to 6-dB backoff. This performance is achieved over the band from 1.25 to 2.3 GHz that corresponds to 59.15% fractional bandwidth. The proposed hybrid analog/digital continuous mode DPA prototype is implemented using fieldprogrammable gate array (FPGA)/DSP platform and qualifies the spectral mask when excited by a modulated long term evolution signal along with digital predistortion.
I. INTRODUCTION
With rapid evolution of modern wireless communication, requirement of several new standards has emerged. To cope with these evolved standards, communication industry is advancing rapidly. Continual advancement of smart communication devices compatible with complex modulation schemes is leading towards high expensive side. The operating expenditure of modern wireless communication, especially mobile communication, has a significant impact on both network operators and environment. Also, it is observed that power amplifier (PA) alone causes maximum energy consumption in the transmitter unit [1] - [3] . Therefore, energy efficient PA design has always been a matter of great interest and with the advent of complex modulation schemes it is becoming significant day by day. Moreover, high data rate requirement of upcoming 5G standard can only be catered by spectral efficient modulation, such as high order Quadrature Amplitude Modulation (QAM) with multiple access techniques, such as Orthogonal Frequency Division Multiplexing (OFDM). These schemes result into modulated
The associate editor coordinating the review of this manuscript and approving it for publication was Jie Tang. signals with envelope variation and high crest factor. The high crest factor corresponds to signals with large variation in power level with respect to average power. The conventional radio-frequency (RF) PA amplifies such high peak-toaverage-power-ratio (PAPR) signals at average power below saturation where its efficiency is poor. In order to overcome this challenge, different techniques, such as envelope tracking [4] - [6] , outphasing technique [7] and Doherty PA (DPA) [8] - [10] have been developed. Among this energy efficient PA design techniques, DPA [8] - [16] , with its simple structure, has been popularly established. However, in order to handle the wide bandwidth requirement of upcoming wireless standards, the bandwidth of DPA must be enhanced. In addition, the wide RF bandwidth can also make such DPA a useful candidate for multi-band/multistandard software defined radio (SDR) transmitters. With the capability of handling several standards operating at various frequency bands, such SDR transmitter offers smooth migration from existing to upcoming wireless standards while keeping the back-ward compatibility.
Conventional DPA suffers from an inherent bandwidth limitation due to its load combiner using quarter-wave (λ/4) transformer, as well as PA. Moreover, when packaged devices are used in PA, parasitics play an additional role in bandwidth restriction. Many theories have been given on bandwidth improvement of conventional DPA by reducing the effect of transmission lines or device parasitics [9] - [16] . Since, switch mode PAs can provide very high efficiency [17] - [22] , it is important to explore them further for DPA implementation. Inherently, these switch mode PAs are narrow-band [17] - [19] . However, recently, the concept of waveform engineering has been explored to obtain broadband continuum of class such as continuous class F, continuous Class B/J etc. [20] - [22] . Such continuum of class can be used in DPA configuration to provide high efficiency over wide bandwidth [20] , [23] - [26] . In spite of successful wideband performance, these DPAs have not reported any method of accurately compensating phase offset between the main and auxiliary branches over the wide frequency range due to their analog architecture. This inappropriate phase difference results into reduced output power as well as improper load modulation. The main objective of this work is to target this inaccuracy and mitigate it by independent control of inputs to the two transistors of DPA in digital domain. This will enhance the bandwidth of the DPA compared to its analog counterpart. In this manuscript, the phase difference between main and auxiliary amplifiers is controlled over the frequency range in digital domain and a wide-band load combiner is proposed to operate in analog domain in order to obtain desired load modulation over a wide band of frequency. Therefore, this proposed hybrid analog/digital mixed mode operation can enhance the performance of conventional DPA over a wide band of frequency.
This paper establishes the methodology that relates the phase of input drive to main and auxiliary PA with the desired load modulation over the wide band of frequency. In order to utilize this methodology, a hybrid analog/digital continuous mode DPA (CM-DPA) platform is developed using off-theshelf DSP/FPGA platform which offers independent control of amplitude and phase to each PAs. Fig. 1 shows the architecture where, the DSP/FPGA platform generates two baseband signals with appropriate phase offset set digitally. These signals are then upconverted with quadrature modulator and independently fed to the main and auxiliary PAs of two-input DPA configuration. The generic broadband load combiner used in the two-input DPA configuration directly provides Class-B/J optimum load conditions to the output of the main PA over wide bandwidth. These load conditions are derived in a manner to fulfill wide-band load modulation requirement in DPA operation. Further, the phase of input drives to the main and auxiliary PAs are controlled digitally to obtain the load modulation beyond the capability of this analog load combiner. Therefore, in comparison to singleinput broadband DPA, the proposed hybrid analog/digital CM-DPA offers better performance in terms of linearity and efficiency over a wider bandwidth. With proper calibration, 59.15% fractional bandwidth performance is obtained at center frequency of 1.775 GHz in practice which is best in comparison to the state of art.
This paper is organized as follows. Section II describes the theory of two stage symmetrical DPA with continuous class B/J load conditions. Section III presents the detailed analysis of load combiner design and phase dependency on DPA performance. Section IV shows the design procedure of the prototype followed by measurement results in section V. Finally section VI presents the conclusion.
II. LOAD CONDITIONS FOR CONTINUOUS CLASS-B/J MODE FOR LOAD MODULATION
This paper utilizes a PA operating in continuous class-B/J mode as main PA for designing the proposed CM-DPA. It requires the derivation of proper load condition of continuous class-B/J operation at back-off. This section presents the appropriate load trajectory for the continuous class-B/J mode PA while operating at back-off. The associated load impedance trajectories for fundamental, as well as harmonic, are also demonstrated at intrinsic current source plane (CSP). For Class-B/J mode the current and voltage waveforms as given in [27] are
where α is a design parameter which controls the phase shift between voltage and current in order to keep the power dissipation at minimum. The parameter α can take any value between 1 and −1, where the special cases of α = 1, 0, and −1 are known as class J, class B, and class J −1 , respectively. Accordingly, for every α, there are specific loads which need to be presented to CSP of the transistor at saturation which are given as [27] Z f = R opt + jαR opt (3)
where, Z f and Z 2f are loads corresponding to the fundamental and 2 nd harmonic frequencies, respectively. The 3 rd harmonic load should be short circuited. R opt is the optimum load resistance obtained from load line. For load modulation, the load seen by the main PA is dynamically varied, with the input drive operating from backoff to saturation, to keep the main PA at voltage saturation. Therefore, (1) will be same at saturation, as well as at backoff. However, the current of main PA varies with input drive. Assuming the current reduces linearly from back-off to the saturation, its value at back-off ratio β can be given as
where, back-off factor β is defined as the ratio of input voltage drive at saturation and back-off (V in,sat /V in,BO ). In terms of input power, this corresponds to the X dB back-off, where, X = 20log 10 (β). Using complex representation of (1) and (5), one can get the required load at back-off as
The other higher order harmonics are considered short. Therefore, one can easily calculate the required loads for class B/J continuum from (4)- (7) and device datasheet. Considering, the datasheet of 10W GaN HEMT device, optimum load R opt is obtained as 32 at saturation. Using (4)- (7), the theoretical set of loads for Class B/J mode continuum can be obtained for α = 1 to 0 as shown in Fig. 2 to 33.9 + j3.66 for saturation. For same variation of α, the corresponding set of loads vary from 64.0 + j64.0 to 64.0 + j0 for operation at 6 dB back-off. Load trajectories for the 2 nd harmonic are also shown in Fig. 2 (a) corresponding to these two power levels. It is worth mentioning that these loads are represented at intrinsic CSP. In order to design appropriate matching, the load values must be obtained at package reference plane (PRP) of the device. This requires the knowledge of device parasitics. It is also noteworthy that appropriate choice of α will relax the design constraint on the load combiner while realizing the required load impedances at PRP [22] . In general matching network, which mostly consists of passive components, can lead to only Foster reactance i.e. clockwise rotation on the Smith chart with increasing frequency. Whereas, the output loads extracted at PRP of the device show anti-clockwise rotation. It is seen that proper choice of α helps to obtain a clockwise load trajectory at PRP of the device [22] . Thus, the values of α are chosen for each frequency in the band such that it results into a Foster harmonic matching at the PRP. Fig. 2(b) shows the loads at PRP predicted using parasitics of the device model of 10W GaN HEMT Transistor CGH400010F from Wolfspeed [28] with these feasible choices of α. In this case, the loads at PRP are plotted for frequency ranging from 1.3 GHz to 2.5 GHz corresponding to the load trajectory at CSP for 1 ≤ α ≤ 0 as shown in Fig. 2(b) . The next section describes the design of broadband load combiner that directly matches these required loads at saturation as well as at back-off operation of DPA.
III. BROADBAND LOAD COMBINER DESIGN FOR LOAD MODULATION OF CONTINUOUS CLASS B/J MODE PA
Unlike conventional narrowband DPA, where, the load combiner is realized using a quarter-wave transformer, the broadband operation requires a generic load combiner. This load combiner is perceived as a 3-port network as shown in Fig. 1 . This 3-port network presents appropriate loads to the main and auxiliary PAs at saturation as well as at back-off, over a wide frequency band. Also, this load combiner can be customized to present any desired load trajectory over the frequency range. In this paper, this load combiner is designed to present a load trajectory to best fit the profile as shown in Fig. 2(b) , where, the main PA is operating in Class-B/J mode of operation. Fig. 3 shows the equivalent circuit diagram of the proposed load combiner for 2-stage DPA as shown in Fig. 1 . Fig. 3 also shows the normalized incident and reflected power waves represented, respectively, as a i and b i , are used to derive generalized scattering parameters of the 3-port network [29] . Port 1 is connected to output of main PA and port 2 is the auxiliary PA port. Following four basic assumptions have been applied in deriving the generalized scattering parameters of the combiner structure:
1) The load combiner is a lossless, passive and reciprocal network which modulates the load of main PA, such that it follows class B/J based PA trajectory at saturation as well as at back-off.
2) It offers optimum load impedances to both the transistors at saturation, as well as at back-off. Also, the peaking transistor presents a non-infinite impedance, Z opt,A , at low power.
3) The load combiner ensures maximum achievable efficiency at desired output power back-off.
4) The amplifier's load at extrinsic PRP can have any real or complex valued impedance inside smith chart depending on the parasitics.
Referring to Fig. 3 , assuming port 3 of the combiner is matched, with zero power reflection i.e. a 3 = 0, one can write
where, S pij are the generalized s-parameters defined in terms of power waves at i th and j th ports. If the two transistors in Fig. 3 provide powers with k:1 ratio at any arbitrary phases, while operating in back-off, one can modify (8) as
The above equation is valid for instances when auxiliary PA has just started conducting current and high current region. At saturation, the two transistors will provide same power at same phase. Further, if it is assumed that there is no reflection from port 1 and 2 when both the transistors are ON, one can use
This further reduces (8a) and (8b) to
If the 3-port network represented as load combiner in Fig. 3 is lossless and reciprocal, one can write
S p31
Using (9), (10) and (11) in (12)- (15), one can write
Now for any arbitrary back-off power, considering the reflection coefficient at the output of auxiliary PA as A22 and using (10) and (11), the load combiner produces a load to the main PA with reflection coefficient M given by
If θ 21 , θ 31 and θ 32 , respectively, are the angles of S-parameters S p21 , S p31 and S p32 , the output reflection coefficient of main PA becomes
where ψ is the relative phase difference θ 31 -θ 32 . Now, for a particular back-off and with predefined bias conditions, A22 and power ratio k both are constant. Therefore, from (20) it is observed that the load impedances at the output of main PA can be maintained at the values obtained by (6)- (7) Fig. 2(b) . Fig. 4(b) shows the optimized load trajectory obtained for the proposed load combiner. It also shows the desired load trajectory of class B/J mode of operation as obtained in Fig. 2(b) . One can see from this figure that by slightly optimizing θ 21 to 107 • and varying ψ between −320 • to 50 • , a reasonable match to the desired load trajectory of 10W GaN HEMT device, as depicted in Fig. 2(b) , can be achieved. The same analysis can be performed analytically using (21) , where, for a given A22 and k, one will get specific solutions for ψ and θ 21 . However, there are several sets of analytical solutions among which the designer should choose the viable solutions based on the layout constraints.
A. DOHERTY PA CONTINUUM WITH PHASE ADJUSTMENT
The previous section describes the design methodology of a broadband load combiner. In case of a fully analog DPA VOLUME 7, 2019 architecture, the phase offset added by the phase difference between the two branches of the load combiner is compensated by offset lines at the input of main and auxiliary PAs [9] , [10] , [13] , [15] . However, the two amplifiers used in main and auxiliary branches have different class of operation which results into inappropriate power combining at the output of load combiner. This will reduce the output power and therefore efficiency of the overall DPA. Moreover, one can see from Fig. 4(b) that the load trajectories at the output of main PA with the proposed combiner and the desired ideal class B/J load conditions derived from equation does not superimpose fully. This may restrict the designer to choose desired values of ψ required over the frequency band in order to get best fitting to the required load trajectory. These imperfections are analyzed in this section. An additional input phase is introduced independently to the signals fed to the main and auxiliary PA to reduce these imperfections. These independent additional phases at the inputs are provided in digital domain in the hybrid analog/digital CM-DPA system. If φ 1 and φ 2 are these phases which are added to the input currents fed to the two branches of the load combiner in Fig. 3 , one can write
where x and y are magnitude of control parameters. I max is the maximum current available from the transistor used in main and auxiliary PAs. These currents, I 1 and I 2 are provided by the main and auxiliary PAs as shown in Fig. 3 . From (10), one can write
and
From 22(a)-(b) one can see that this input phase offset δ should compensate for the phase difference between the two branches of load combiner i.e. ψ. In addition, it will also compensate for any additional imperfections due to dispersive characteristics of transmission line as well as PA and phase discrepancies between main and auxiliary PAs due to their class of operation. Therefore, by setting phase offset δ digitally, one can get optimum performance in terms of power and efficiency over the wide bandwidth. Moreover, the amplitude in terms of x and y of the two input currents can also be optimized. This may not affect the load-combiner performance but can compensate for the limitations such as soft turn-on effect and low gain of auxiliary PA operating in Class C bias. The analysis is further established using Keysight's Advanced Design System (ADS) software. With physical compensation applied by additional offset lines at the inputs of the main and auxiliary PAs, output power and efficiency are plotted in Figs. 5(a)-(b) . The results are further studied with additional digital compensation. The corresponding simulation results are also shown in Figs. 5(a)-(b) . One can see from these figures that both the available output power and efficiency are improved with digital compensation. Table 1 summarizes the amplitude and phase values applied at the inputs for compensating the imperfections of analog architecture. From Figs. 5(a)-(b) it is observed that independent input control enhances the bandwidth of the proposed DPA by 200 MHz i.e. with appropriate phase compensation, the proposed CM-DPA is able to achieve efficiency enhancement in the frequency band from 1.3-2.5 GHz. One can also see from these figures that the output power is enhanced by 0.5-1 dB in the band at both power levels: back-off and saturation. The corresponding DEs are improved upto 6% at saturation and 2% at back-off.
IV. DESIGN AND SIMULATION RESULTS
This section briefly discusses the design and simulation results of the proposed two-stage hybrid analog/digital broadband CM-DPA using device model of the 10W GaN HEMT device (CGH40010F). The load combiner is designed using the scheme presented in section III. It provides direct matching to the optimum load of the main PA to the common load R L , enabling its operation in Class B/J mode. The optimum loads for Class B/J mode are already discussed in section II. This R L can further be transformed to 50 using a broadband multi-section Chebyshev transformer. The input matching is done to provide conjugate match by observing the input load conditions with the output combiner attached. Since, the same device is used as both main and auxiliary PA, their stabilization networks are same. At the input section of main PA, an additional phase compensation line is added in order to bring the two inputs to same phase to ease the measurement. The overall schematic of the proposed broadband CM-DPA working across the frequency band from 1.3-2.5 GHz is shown in Fig. 6 . A simulation bench is developed in Keysight's ADS software to simulate the complete DPA circuit. This can further be validated from Figs. 7(a)-(c) which show the voltage-current waveforms at CSP at three frequencies 1.3 GHz, 1.9 GHz and 2.5 GHz within the band. One can see from these figures that the waveform follows the expected waveforms of Class B/J continuum at back-off power corresponding to 35.6-37.2 dBm.
A. SIMULATION RESULTS
The PA is designed and simulated using the nonlinear model of Wolfspeed 10W transistor in Keysight's ADS software. Both of the transistors are biased with 28 V drain bias. The main PA is biased with drain current of 86 mA and the gate bias of auxiliary PA is set at −5.5 V. Simulated drain efficiency (DE) is plotted in Figs. 8(a)-(b) for discrete frequency points with respect to output power. From Figs. 8(a)-(b) it is observed that with appropriate phase adjustment, the DPA achieves DE of 54%-73.4% at saturation and 45%-58.6% at 6 dB back-off. The maximum output power varies between 43.4 ± 0.7 dBm in the overall frequency band. Fig. 9(a) shows simulated results of the designed PA over the desired frequency band. The plot depicts that the amplitude and phase compensated hybrid analog/digital CM-DPA provides more than 45% DE from 1.3 GHz-2.5 GHz at an average output power of 37.5 ± 1 dBm. It also shows that the DPA provides power between 42.8-44.1 dBm and DE varies between 54.7%-73.8% over the band at saturation. At 6 dB backoff, the output power varies between 36.8-38.5 dBm with the corresponding DE varying between 45%-58.6% over the band. Therefore, from Fig. 9(a) , one can see that the proposed hybrid CM-DPA provides 63.16% fractional bandwidth in simulation. Table 1 shows the phase and amplitude requirements at the input for each frequency point over the band. This can be employed in the hardware with appropriate look-up table (LUT).
V. MEASUREMENT RESULTS
In order to practically validate the analysis, the proposed DPA is fabricated on a 20 mil Rogers R4350B substrate (dielectric VOLUME 7, 2019 constant of 3.66 and loss tangent of 0.0037). Fig. 9(b) shows the photograph of the fabricated circuit. One can see that there is a provision of feeding main and auxiliary PA independently using two separate inputs. Fig. 10 shows the proposed hybrid analog/digital CM-DPA. The entire set-up comprises of Altera Arria V-GT field programmable gate array (FPGA) platform, isolators, driver PAs and the fabricated DPA. The FPGA/DSP platform will generate two signals with phaseoffset for driving the main and auxiliary PAs independently. One can generate two digital modulated signals with desired phase offset which will be fed to the DACs of two channel transmitter (TSW30SH84) from Texas instruments (TI). These TI transmitters comprise of DACs and quadrature modulators. The two baseband analog signals after DACs are upconverted to RF signals using the two quadrature modulators. The two channels are synchronized at baseband level using same clock. Therefore, an accurate phase difference (δ) can be set digitally between the two signals upconveted by the two channel transmitters. Similarly, the amplitude of these RF signals can also be adjusted independently in digital domain. These two RF signals are then fed to the main and auxiliary path of DPA unit as shown in Fig. 10 . This setup can generate modulated signals using the IQ data generated in MATLAB. This IQ data is later stored in the random access memories (RAM) of FPGA using Quartus software and continuously sent to DAC. It is worth mentioning that the setup can also provide continuous wave (CW) signals if I & Q data are chosen as sinusoidal signals.
In order to set required phase between the two channels, the system should be calibrated first. This can be done by using a power combiner which combines the output from two channels of the transmitter. A phase offset between the two channels will be set such that the signal at combiner output is cancelled by 50-60 dBc. This phase value corresponds to the case when the two channels are out-of-phase i.e. 180 o phase difference. This offset will be added to one of the channel to set equal phase between two channels at the desired power level. Once, the calibration is completed, the two channels will be in equal phase. After this, the desired phase offset can be added in any of the channel. The detailed procedure is given in [30] . After calibration, a phase difference (δ), as discussed in section III, can be applied between the two channels feeding the main and auxiliary PA of the CM-DPA.
Figs. 11(a)-(b) show the measured DE under CW test. From Figs. 11(a)-(b) , one can see that the measured DE is between 56%-75.4% and corresponding power is 41.0-44.6 dBm, at saturation. The DE varies from 45%-56.57% in the frequency range of 1.25-2.3 GHz corresponding to 6 dB back-off. The power at the back-off varies between 35.7-38.5 dBm. Fig. 12 illustrates the measured performance of hybrid analog/digital CM-DPA over the frequency band from 1.25-2.3 GHz. From Fig. 12 one can see that the DE and the output power are reduced at corner frequency at lower side. The DE at 6 dB back-off is greater than 45% over the entire band with minimum value at 2.3 GHz and maximum value reaching to 56.57% at 1.4 GHz. However, at saturation the minimum value of DE is 56% at 1.8 GHz. The maximum value of DE at saturation is 75.4% at 2.1 GHz. Thus, the hybrid analog/digital CM-DPA implemented provides a wideband high efficiency performance corresponding to 59.15% fractional bandwidth.
The same setup is also characterized using modulated longterm evolution (LTE) signal. A 5 MHz LTE signal with PAPR of 9.65 dB is split into two time-aligned equal phase signals and transmitted through two output chains of the drivers. The output signal from the DPA is received using a receiver (TSW1266) from Texas instruments with a baseband sample rate of 307.2 Msamples/s. The receiver is synchronized with the transmitter using the same clock. Therefore, the input and output signals are time aligned with each other. The proposed DPA is also linearized using digital predistortion (DPD) method which utilizes neural network based behavioral modeling [31] , [32] . The linearized performance is evaluated using the same 5 MHz LTE signal at three frequencies within the band of operation i.e. 1.9 GHz, 2.1 GHz and 2.2 GHz for proof of concept. The output signal of the proposed DPA qualifies the spectral mask after linearization. Table 2 represents a complete summary of the linearization measurements. The ACPR is measured at 5 MHz offset with LTE signal. The average efficiencies reported in Table 2 are measured at average power back-off level with DPD ON condition. The measured output spectrums at these frequencies, with and without DPD, are plotted in Fig. 13 . One can see from Fig. 13 that at these three frequencies, the proposed DPA provides average DE of 36.60%, 32.31% and 35.67% at an average output power of 33.35 dBm, 33.63 dBm and 32.4 dBm, respectively. From these figures one can also see that the proposed DPA provides ACPR level below −30.7 dBc, −31.4 dBc and −31.9 dBc at the above average power levels with DPD OFF condition. After applying DPD these values go below −45.9 dBc, −45.3 dBc & −45.2 dBc corresponding to −15.2 dB, −13.9 dB and −13.3 dB improvement at 1.9, 2.1 & 2.2 GHz, respectively. From Table 2 and CW measurement VOLUME 7, 2019 FIGURE 13. Measured output spectrum of the proposed DPA before and after DPD at (a) 1.9 GHz, (b) 2.1 GHz and (c) 2.2 GHz. results it is proven that the proposed DPA is linearizable while maintaining high efficiency over the band. Table 3 shows a comparison between the state-of-art DPAs working at 6 dB back-off with the proposed work. It is clearly observed from Table 3 that the proposed work gives the highest fractional bandwidth compared to the published works.
VI. CONCLUSION
A modified hybrid analog/digital two-input CM-DPA with a generic load combiner methodology is proposed. The load combiner gives the designer a choice to design DPA with any arbitrary power back-off using two design parameters. The proposed theory is verified by implementing a 1.25-2.3 GHz (fractional bandwidth of 59.15%) CM-DPA capable of giving high efficiency dynamic range upto 6-7 dB from peak power. Measurement results show that the fabricated CM-DPA provides DE of 45%-56.57% at the proposed back-off. The circuit produces saturated output power of 41.4-44.6 dBm with DE varying between 56.0%-75.4% over the desired frequency range.
